S. Novikov, “Many-Valued Gates for Reducing the Chip-Area of Integrated Circuits”, SI, vol. 8, no. 1, pp. 7–17, Jun. 2007, Accessed: Nov. 21, 2024. [Online]. Available: https://czasopisma.uws.edu.pl/studiainformatica/article/view/2841