Novikov, S. (2007) “Many-Valued Gates for Reducing the Chip-Area of Integrated Circuits”, Studia Informatica. System and information technology, 8(1), pp. 7–17. Available at: https://czasopisma.uws.edu.pl/studiainformatica/article/view/2841 (Accessed: 24 November 2024).